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  
Abstract—Phenomenological predictions have been 
elucidated in this paper. The predictions are elaborated for the 
field effect transistor using carbon nanotube (CNT) technology. 
CNTs have small band gap compare to other traditional 
semiconductor technologies. The modeling of a single wall 
nanotube with optimum bandgap for the designing of the 
carbon nanotube (CNTFET) is the aim of this work. Analysis of 
I-V characteristics of CNTFET with the drain current-voltage 
analytical relation enables the lower energy consumption from 
the proposed design. In this research, the optimum carbon 
nanotube (CNTs) is analyzed where the bandgap is 0.45eV as 
well as the diameter is 1.95nm.  Modeling of CNTFET will be 
useful for semiconductor industries in order to manufacture the 
nano scale device. 
 
Index Terms—Transistor, I-V, semiconductor, carbon 
nanotube. 
 
I. INTRODUCTION 
ESPITE of the materials are used in processing for 
electronic device, CNTFET act as a potential 
component in the nano device production at present as well 
as in future. Recent rapid progress of carbon nanotube are 
moving faster to produce CNTFET based integrated circuits. 
The scaling of the technology cannot be going beyond 
22nm, therefore the scaling become very complicated to 
fabricate nano dimension device [1].  In facts, CNTFET is 
the substitute of silicon MOS where it shows the very small 
dimensions and better performances [2,3]. In 1998, 
researchers have started modeling of CNTFET after 
discovering the CNTs [4,5]. CNT arrays are used to 
construct conventional CNTFET [6] with higher “on” 
currents where the device physics has involved [7,8]. For 
simulating of million atom nanostructure semiconductor 
devices, a new empirical pseudo potential calculation 
approach was proposed [9]. This model solves the transport 
problem based on an open boundary condition which 
reduces the computational costs compare to other traditional 
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methods such as TB and NEGF approaches. However, this 
model fails to show the optimum result rather than to use the 
other method. Furthermore, an optimum model is required to 
design CNTFET. 
A semi empirical model was developed using quantum 
mechanics to pass up the route to self-consistency [10]. The 
semi empirical model of CNTFET is constructed to enable 
the easy application in the simulator. No validation was 
shown in this development. But another model is trying to 
validate using their numerical experimental data [11].  In 
this paper, a lower bandgap of CNT based FET compact 
model is proposed and verified, in terms of saturation and 
leakage current variations with Transconductance. 
  
II. PROPOSED MODEL 
A. Band Structure 
The structure of single walled CNTFET is constructed by 
rolling a graphene. In this proposed model, first the 
electronic properties are characterized with density of states 
(DOS). The tight binding model gives the E−k value [12]-
[19] to get the energy band-gap, 
 
 
 
 
where n and m parameters control  and , 
 
 
Hence, the values of  are successively calculated 
using equation (1). Thus the band gap is, 
 
 
 
Based on the above mentioned two expressions, they are 
the functions of carbon nanotube.  
Generally DOS explains each level energies number of 
states. When there is specific level of energy DOS at high 
level a, it means that there are many states which are 
available for occupation. If a DOS has a value of zero means 
that no states can be occupied at that certain level of energy. 
In conclusion, it is the derivative of the number of states 
with respect to energy. DOS can be represented as follows: 
 
where 
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B. CNTFET Modeling 
Figure 1 shows a CNTFET model which consists of an 
optimum CNT. Three capacitors are attached as terminals.  
A charge is placed at the top of the barrier, as shown in Fig. 
1,. The top of the barrier's local density of states (LDOS) 
indicates the charge by the self-consistent potential. 
 
The top barrier's equilibrium electron density is N0 at 
terminal biases are zero, is, 
 
                               (4) 
 
The local density of states is denoted by  and 
equilibrium Fermi function is denoted by . Two 
scenarios may be observed once a bias is supplied to the 
terminal of gate and drain:  
i) two different Fermi levels are realized in the top of the 
barrier.  
ii) The top of the barrier's self-consistent potential is Uscf . 
 
  
     (5) 
 
  
                (6) 
 
In equations (2) and (3),  and . 
These equations can be expressed in a way with the changed 
variable as follows:  
       (7) 
 
        (8) 
 
Where,   and,  
. 
With the known potential, the top barrier electron density 
can be calculated as N=N1+N2. The bias induced charge 
 N=(N1+N2)-N0 at their terminal in Fig. 1. Laplace potential 
can be calculated for terminal biases by, 
 
UL=-q(αGVG+ αDVD+ αSVS)           (9)                              
 
αG
, αD and αS refer the control of Laplace solution from the 
gate, drain and source. It can be expressed by, 
 
Short the three terminals to the ground is the solution of 
second part. Then calculate the top barrier potential of 
charge by,  
 
              (10) 
 
Here UL is expressed as the top barrier potential and UP is 
expressed as the top barrier charge. Now the final solution 
can be achieved by Uscf, 
 
   (11) 
 
In equation (8) the charging energy is denoted by Uc,  
 . 
The top barrier self consistent potential and electron carrier 
density can be found using the solution of the above 
equations. The total left and right currents calculate the 
conductor current as follows:  
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Velocity becomes, 
           (14) 
 
Equation (12) becomes, 
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Quantum conductance can be acquired at 0
0
C,  
h
e
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                (18) 
 
Real system transport elaboration consists of two 
simplifications from above derivations. 
Each mode from several modes that donate one quantum to 
the current.   
The other simplification is the unity gain becomes greater 
than electron transmission possibility due to conductor 
scattering process. Finally, the equivalent current becomes, 
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Qtop=-q(N1+N2) 
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Fig. 1.  CNTFET model with three terminals connected by capacitors. 
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 Following equation (20) provides the equivalent 
conductance,  
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The linear response conductance computing can be done for 
the sake of two sub-bands for semi-conducting CNTs at the 
Fermi energy, 
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At last the calculation of the current becomes, 
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C. Optimization of CNTFET I-V Characteristics  
Analysis of drain current is the key factor for the 
optimization, thus the theory and process of calculating it is 
as follows: 
 
1) Let  is grounded for facilitating the analysis of 
 and . 
 
2) Laplace potential is calculated using 
 
 where . The term refers to the 
control parameter of a terminal and  refers to the total 
capacitance of the gate, drain and source. 
 
3) The charges are from the positive state filled by the 
source NS and that of negative velocity states filled by the 
drain ND, 
           (23) 
where q represents the electronic charge. Therefore, the 
equilibrium electron density is 
 
       (24) 
 
where  represents the density of states and  
represents the probability that a states with energy level  
will occupy.  
 
4) The summation of  and  equates to  which 
refers to the self-consistent potential for a given charge 
density. 
 
 
5) Finally, the drain current is computed based on the self-
consistent potential profile.  
 
  (25) 
 
 
Where kB is the Boltzman constant, T is the operating 
temperature, and h is the Planck constant. EF is the Fermi 
energy, Uscf is also known as the channel surface potential 
and q shows the charge of electric field.  
 
D.  CNTFET Threshold Voltage 
Threshold voltage is known as the voltage required to 
switch on a transistor. Therefore, the threshold voltage is 
given by, 
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Where the carbon to carbon atom distance, a = 2.49 Å, the 
carbon π-π bond energy in the tight bonding model Vπ 
=3.033 eV, the unit electron charge is e. The  CNT diameter 
is denoted by DCNT. This model shows the diameter of (25, 
0) CNT is 1.95 nm, energy gap (Eg) is 0.44eV, the threshold 
voltage of a CNTFET using (25,0) CNTs as channels is 
0.2V from Equation (26).  
 
III. RESULT AND DISCUSSION 
A. CNT DOS Simulation 
The expression for the density of states shows van Hove 
singularities, which is characteristic of semiconductor 
material of CNT with (25, 0) is shown in Fig. 2. Fig. 2 
represents the DOS graph for (25,0) where the band gap is 
0.44eV. The presence of singularities in the density of states, 
the dependence of the bandgap on diameter, and the 
presence of semiconducting nanotubes become stable. 
 
B. CNTFET I-V characteristics  
Modeling of CNTFET with the I-V characteristics 
analysis is obtained for a channel length 14nm and width 2 
times of length. For the 14nm gate length, we found a drive 
current ID=720µA at Vds=Vgs=0.4V and off-state current of 
180 nA measured at Vg=0 and Vds=0.4V, giving an ION/IOFF= 
4*103. The transconductance in the saturation region is 
gm=1.8 mS, which is found at Vds=0.4V for Vgs=VDD=0.4V 
will minimize the ON/OFF current ratio. The resultant value 
is obtained of Sub-threshold swing is 36.0 mV/decade and 
DIBL is 54.73 mV/V. 
 
C.  Comparing Si MOSFETs and CNTFETs 
The following parameters are necessary to compare 
CNTFET with Silicon MOSFET: (1) assess transistor 
performance at the transconductance (2) include both the on-
state and off-state performance, and (3) fairly compare 
device metrics for different channel geometries/ channel 
length. 
The analysis results in Fig. 3 and Fig. 4 show the drain 
current performance with the respect to the channel length of 
14nm and width of 28nm the model is successfully analyzed. 
Comparison table1 also shows that higher frequency than 
existing CNTFET. 
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 Fig. 2.  DOS graph for (25,0) where the band gap is 0.44eV. 
 
Fig. 3.  CNTFET I-V Characteristics plot: drain current versus drain 
voltage. 
 
Fig. 4.  CNTFET I-V Characteristics plot: drain current versus gate voltage.  
 
 
TABLE I 
COMPARISON BETWEEN PROPOSED AND EXISTING CNTFET 
Parameter 
CNTFET 
(this research) 
CNTFET[20] 
Channel length,L 14nm 45nm 
Channel width,W 28nm 125nm 
Channel area 3.92*10-
16m2  
5.63*10-15m2 
Nanotube diameter 1.95nm - 
Chiral vector (n,m) (25,0) - 
Current density,Idmax 720µA  50µA 
Transconductance,gm 1.8 mS 148µS 
Gate to source 
capacitance 
14aF 65aF 
Gate to drain capacitance  14aF 37aF 
Cutoff frequency 10THz 27.72 Ghz 
On-Off ratio 4*103  9.54*105 
Subthreshold swing 36.0 
mV/decade  
113.67mV/decade 
Drain-induced barrier 
lowering 
54.73 mV/V  83.89mV/V 
Power consumption 0.144mW 0.15mW 
 
IV. CONCLUSIONS 
This research reported a CNTFET model with the analysis 
of drain and gate voltage with respect to drain current. An 
experimental data was used to verify this analysis and shows 
that this new design reduces 4% of the power consumption 
from the existing model. Therefore, this proposed model can 
be used for semiconductor device production.  
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